

I/6




FIG. 1a





FIG. 1b



BIT LOCATION 7 6 5 4 3 2 1 0 SEQUENCE

| | | | | | | | | | |
|---|---|---|---|---|---|---|---|--------------|--------------|
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SR_{WT} |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SR_{RD_1} |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | SR_{RD_2} |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | SR_{RD_3} | |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | SR_{RD_4} | |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | SR_{RD_5} | |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | SR_{RD_6} | |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | SR_{RD_7} | |

FIG. 3

3/6

| BIT LOCATION | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SEQUENCE |
|--------------|---|---|---|---|---|---|---|---|--------------------|
| | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | SR _{RD} |
| | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SR _{WT_1} |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | SR _{WT_2} |
| | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | SR _{WT_3} |
| | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | SR _{WT_4} |
| | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | SR _{WT_5} |
| | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | SR _{WT_6} |
| | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | SR _{WT_7} |

FIG. 4




FIG. 5


4/6

| BIT LOCATION | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SEQUENCE |
|--------------|---|---|---|---|---|---|---|---|--------------------|
| | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SR _{WT} |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | SR _{RD_1} |
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | SR _{RD_2} |
| | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | SR _{RD_3} |
| | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SR _{RD_4} |
| | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | SR _{RD_5} |
| | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | SR _{RD_6} |

FIG. 6

| BIT LOCATION | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SEQUENCE |
|--------------|---|---|---|---|---|---|---|---|--------------------|
| | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SR _{RD} |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | SR _{WT_1} |
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | SR _{WT_2} |
| | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | SR _{WT_3} |
| | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SR _{WT_4} |
| | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | SR _{WT_5} |
| | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | SR _{WT_6} |

FIG. 7



| BIT LOCATION | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | SEQUENCE |
|--------------|---|---|---|---|---|---|---|---|--------------|
| | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | SR_{WT} |
| | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | SR_{RD_1} |
| | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | SR_{RD_2} |
| | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | SR_{RD_3} |
| | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | SR_{RD_4} |
| | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | SR_{RD_5} |
| | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | SR_{RD_6} |
| | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | SR_{RD_7} |
| | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | SR_{RD_8} |

FIG. 9




FIG. 10